Reconfigurable Computing: Architectures, Tools and Applications : 9th International Symposium, ARC 2013, Los Angeles, CA, USA, March 25-27, 2013. Proceedings
This book constitutes the thoroughly refereed conference proceedings of the 9th International Symposium on Reconfigurable Computing: Architectures, Tools and Applications, ARC 2013, held in Los Angeles, CA, USA, in March 2013. The 28 revised papers presented, consisting of 20 full papers and 11 post...
Enregistré dans:
Auteurs principaux : | , , |
---|---|
Format : | Livre |
Langue : | anglais |
Titre complet : | Reconfigurable Computing: Architectures, Tools and Applications : 9th International Symposium, ARC 2013, Los Angeles, CA, USA, March 25-27, 2013. Proceedings / edited by Philip Brisk, José Gabriel Figueiredo Coutinho, Pedro C. Diniz. |
Publié : |
Berlin, Heidelberg :
Springer Berlin Heidelberg
, 2013 Cham : Springer Nature |
Collection : | Theoretical computer science and general issues (Online) ; 7806 |
Accès en ligne : |
Accès Nantes Université
Accès direct soit depuis les campus via le réseau ou le wifi eduroam soit à distance avec un compte @etu.univ-nantes.fr ou @univ-nantes.fr |
Note sur l'URL : | Accès sur la plateforme de l'éditeur Accès sur la plateforme de l'éditeur (Springer) Accès sur la plateforme Istex |
Condition d'utilisation et de reproduction : | Conditions particulières de réutilisation pour les bénéficiaires des licences nationales : chttps://www.licencesnationales.fr/springer-nature-ebooks-contrat-licence-ln-2017 |
Sujets : | |
Documents associés : | Autre format:
Reconfigurable Computing: Architectures, Tools and Applications Autre format: Reconfigurable Computing: Architectures, Tools and Applications |
- Heterogeneous Reconfigurable System for Adaptive Particle Filters in Real-Time Applications
- Hardware Acceleration of Genetic Sequence Alignment
- An FPGA Acceleration for the Kd-tree Search in Photon Mapping
- SEU Resilience of DES, AES in SRAM-based FPGA
- An Architecture for IPv6 Lookup Using Parallel Index Generation Units
- Hardware Index to Set Partition Converter
- Teaching SoC Using Video Games to Improve Student Engagement
- Parameterized Design and Evaluation of Bandwidth Compressor for Floating-Point Data Streams in FPGA-based Custom Computing
- Hardware Acceleration of Matrix Multiplication Over Small Prime Finite Fields
- Flexible Design of a Modular Simultaneous Exponentiation Core for Embedded Platforms
- Architecture for Transparent Binary Acceleration of Loops with Memory Accesses
- Parametric Optimization of Reconfigurable Designs using Machine Learning
- Fast Template-based Heterogeneous MPSoC Synthesis on FPGA
- Hierarchical and Multiple Switching NoC with Floorplan based Adaptability
- Performance Analysis And Optimization of High Density Tree-Based 3D Multilevel FPGA.