|
|
|
|
LEADER |
00759cam a2200253 n 4500 |
001 |
PPN099458632 |
005 |
20150116014900.0 |
010 |
|
|
|a 1-55860-674-2
|
100 |
|
|
|a 20051117h20021996u y0frey0103 ba
|
101 |
|
|
|a eng
|
102 |
|
|
|a US
|c ca
|
105 |
|
|
|a y # 000|y
|
200 |
0 |
|
|a The Designer's guide to VHDL
|f Peter J. Ashenden
|
205 |
|
|
|a 2nd ed
|
210 |
|
|
|a San Francisco
|a London
|a Sydney
|c Morgan Kaufmann
|d 2002
|
215 |
|
|
|a XXIV-759 p.
|d 23 cm
|e 1 cédérom
|
225 |
2 |
|
|a Morgan Kaufmann series in systems on silicon
|
410 |
|
| |
|t Morgan Kaufmann series in systems on silicon
|
700 |
|
1 |
|a Ashenden
|b Peter J.
|
801 |
|
3 |
|a FR
|b Abes
|c 20060418
|g AFNOR
|
801 |
|
1 |
|a FR
|b INRIA
|
930 |
|
|
|5 441092105:317951718
|b 441092105
|j u
|
979 |
|
|
|a SCI
|
998 |
|
|
|a 10501
|